Difference between revisions of "John Backes"

From The Circuits and Biology Lab at UMN
Jump to navigationJump to search
(John's Papers)
(John's Papers)
Line 70: Line 70:
 
|- valign=top
 
|- valign=top
 
|  width="100" | '''title''':
 
|  width="100" | '''title''':
|  width="500" | [[Media:Backes_Riedel_Reduction_Of_Interpolants_For_Logic_Synthesis.pdf‎‎ | Reduction of Interpolants For Logic Synthesis]]
+
|  width="550" | [[Media:Backes_Riedel_Reduction_Of_Interpolants_For_Logic_Synthesis.pdf‎‎ | Reduction of Interpolants For Logic Synthesis]]
 
|-  
 
|-  
 
| '''authors''':
 
| '''authors''':
Line 101: Line 101:
 
|- valign=top
 
|- valign=top
 
|  width="100" | '''title''':
 
|  width="100" | '''title''':
|  width="500" | [[Media:Backes_Riedel_The_Synthesis_of_Cyclic_Dependencies_with_Craig_Interpolation.pdf‎ | The Synthesis of Cyclic Dependencies with Craig Interpolation]]
+
|  width="550" | [[Media:Backes_Riedel_The_Synthesis_of_Cyclic_Dependencies_with_Craig_Interpolation.pdf‎ | The Synthesis of Cyclic Dependencies with Craig Interpolation]]
 
|-  
 
|-  
 
| '''authors''':
 
| '''authors''':
Line 130: Line 130:
 
|- valign=top
 
|- valign=top
 
|  width="100" | '''title''':
 
|  width="100" | '''title''':
|  width="500" | [[Media:Backes_Riedel_The_Analysis_of_Cyclic_Circuits_With_Boolean_Satisfiability.pdf‎ | The Analysis of Cyclic Circuits with Boolean Satisfiability]]
+
|  width="550" | [[Media:Backes_Riedel_The_Analysis_of_Cyclic_Circuits_With_Boolean_Satisfiability.pdf‎ | The Analysis of Cyclic Circuits with Boolean Satisfiability]]
 
|-  
 
|-  
 
| '''authors''':
 
| '''authors''':

Revision as of 04:31, 23 January 2011

John Backes.jpg

About John

My research interests include Logic Synthesis, Formal Verification, Technology Mapping, and SAT-Based Algorithms.

John's Papers

Journal Papers

title: The Analysis and Mapping of Cyclic Circuits with Boolean Satisfiability
authors: John Backes, Brian Fett and Marc Riedel
submitted to: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2010
       

Pdf.jpg
Paper

title: The Synthesis of Stochastic Circuits for Nanoscale Computation
authors: Weikang Qian, John Backes, and Marc Riedel
presented at: International Journal of Nanotechnology and Molecular Computation, 2010.
       

Pdf.jpg
Paper

       

Ppt.jpg
Slides

Conference Papers

title: Reduction of Interpolants For Logic Synthesis
authors: John Backes and Marc Riedel
presented at: The International Conference on Computer-Aided Design, San Jose, CA, 2010.
presented at: International Workshop on Logic and Synthesis, Irvine, CA, 2010.
       

Pdf.jpg
Paper

       

Ppt.jpg
Slides

title: The Synthesis of Cyclic Dependencies with Craig Interpolation
authors: John Backes and Marc Riedel
presented at: International Workshop on Logic and Synthesis, Berkeley, CA, 2009.
       

Pdf.jpg
Paper

       

Ppt.jpg
Slides

title: The Analysis of Cyclic Circuits with Boolean Satisfiability
authors: John Backes, Brian Fett and Marc Riedel
presented at: The International Conference on Computer-Aided Design, San Jose, CA, 2008.
       

Pdf.jpg
Paper

       

Ppt.jpg
Slides

Contact Information

  • Email: BackesEmail.gif
  • Phone: (952) 239-7828