Difference between revisions of "John Backes"

From The Circuits and Biology Lab at UMN
Jump to navigationJump to search
(John's Papers)
(John's Papers)
Line 61: Line 61:
 
|- valign="top"
 
|- valign="top"
 
| width="100" | '''title''':
 
| width="100" | '''title''':
| width="500" | [[Media:Qian_Backes_Riedel_The_Synthesis_of_Stochastic_Circuits_for_Nanoscale_Computation_IJNMC.pdf  | The Synthesis of Stochastic Circuits for Nanoscale Computation]]
+
| width="550" | [[Media:Qian_Backes_Riedel_The_Synthesis_of_Stochastic_Circuits_for_Nanoscale_Computation_IJNMC.pdf  | The Synthesis of Stochastic Circuits for Nanoscale Computation]]
 
|- valign="top"
 
|- valign="top"
 
| '''authors''':
 
| '''authors''':

Revision as of 18:53, 10 July 2011

John Backes.jpg

About John

My research interests include logic synthesis, formal verification, technology mapping, and SAT-based algorithms.

John's Papers

Journal Papers

title: The Synthesis of Cyclic Dependencies with Boolean Satisfiability
authors: John Backes, and Marc Riedel
submitted to: ACM Transactions on Design Automation of Electronic Systems, 2011.
       

Pdf.jpg
Paper

title: The Analysis and Mapping of Cyclic Circuits with Boolean Satisfiability
authors: John Backes, Brian Fett and Marc Riedel
submitted to: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2010.
       

Pdf.jpg
Paper

title: The Synthesis of Stochastic Circuits for Nanoscale Computation
authors: Weikang Qian, John Backes, and Marc Riedel
appeared in: International Journal of Nanotechnology and Molecular Computation,
vol. 1, no. 4, pp. 39–57, 2010.

Pdf.jpg
Paper

Conference Papers

title: Resolution Proofs as a Data Structure For Logic Synthesis
authors: John Backes and Marc Riedel
presented at: The International Workshop on Logic and Synthesis, San Diego, CA, 2011.
       

Pdf.jpg
Paper

       

Ppt.jpg
Slides

title: Reduction of Interpolants For Logic Synthesis
authors: John Backes and Marc Riedel
presented at: The International Conference on Computer-Aided Design, San Jose, CA, 2010.
       

Pdf.jpg
Paper

       

Ppt.jpg
Slides

title: The Synthesis of Cyclic Dependencies with Craig Interpolation
authors: John Backes and Marc Riedel
presented at: The International Workshop on Logic and Synthesis, Berkeley, CA, 2009.
       

Pdf.jpg
Paper

       

Ppt.jpg
Slides

title: The Analysis of Cyclic Circuits with Boolean Satisfiability
authors: John Backes, Brian Fett and Marc Riedel
presented at: The International Conference on Computer-Aided Design, San Jose, CA, 2008.
       

Pdf.jpg
Paper

       

Ppt.jpg
Slides

Contact Information

  • Email: BackesEmail.gif
  • Phone: (952) 239-7828