Uncategorized files
From The Circuits and Biology Lab at UMN
Jump to navigationJump to search
Showing below up to 50 results in range #1 to #50.
View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)
- 2-switch.png 508 × 225; 17 KB
- 4-switch.png 480 × 404; 21 KB
- Adam Shea.png 210 × 300; 322 KB
- Ahmad.jpg 2,988 × 5,312; 2.68 MB
- Ajay Profile.png 636 × 550; 694 KB
- Ajshrom.jpg 3,011 × 3,047; 1.17 MB
- Ajshrom long.jpg 3,024 × 4,032; 1,009 KB
- Aleae.gif 306 × 134; 7 KB
- Altun Logic Synthesis for Networks of Four Terminal Switches.pdf 1,275 × 1,650, 112 pages; 1.33 MB
- Altun Riedel A Study on Monotone Self-Dual Boolean Functions.pdf 1,275 × 1,650, 11 pages; 176 KB
- Altun Riedel Lattice-Based Computation of Boolean Functions.pdf 1,240 × 1,753, 4 pages; 310 KB
- Altun Riedel Logic Synthesis for Switching Lattices.pdf 1,275 × 1,650, 14 pages; 769 KB
- Altun Riedel Neuhauser Nanoscale Digital Computation Through Percolation.pdf 1,275 × 1,650, 2 pages; 498 KB
- Altun Riedel Robust Computation through Percolation Synthesizing Logic with Percolation in Nanoscale Lattices.pdf 1,050 × 1,500, 19 pages; 674 KB
- Altun Riedel Synthesizing Logic with Percolation in Nanoscale Lattices.pdf 1,275 × 1,650, 17 pages; 632 KB
- Anaheim-convention-center.jpg 604 × 394; 45 KB
- Analog-in-time.jpg 8,587 × 2,359; 694 KB
- Arnav Solanki profile image.jpg 1,420 × 1,550; 1.03 MB
- Artist.jpg 161 × 97; 3 KB
- ArtyA7.png 600 × 435; 404 KB
- Aspnes-herlihy-shavit-counting-networks.pdf 1,295 × 1,664, 29 pages; 1.81 MB
- BackesEmail.gif 155 × 15; 2 KB
- Backes Algorithms And Data Structures For Logic Synthesis And Verification Using Boolean Satisfiability.pdf 1,275 × 1,650, 164 pages; 1.35 MB
- Backes Fett Riedel The Analysis And Mapping Of Cyclic Cricuits With Boolean Satisfiability.pdf 1,275 × 1,650, 11 pages; 414 KB
- Backes Riedel Reduction Of Interpolants For Logic Synthesis.pdf 1,275 × 1,650, 8 pages; 248 KB
- Backes Riedel Resolution Proofs As A Data Structure For Logic Synthesis.pdf 1,275 × 1,650, 6 pages; 212 KB
- Backes Riedel The Analysis of Cyclic Circuits With Boolean Satisfiability.pdf 1,275 × 1,650, 7 pages; 290 KB
- Backes Riedel The Synthesis of Cyclic Dependencies with Boolean Satisfiability.pdf 1,275 × 1,650, 24 pages; 670 KB
- Backes Riedel The Synthesis of Cyclic Dependencies with Craig Interpolation.pdf 1,275 × 1,650, 7 pages; 257 KB
- Backes Riedel The Synthesis of Cyclic Functional Dependencies with Boolean Satisfiability.pdf 1,275 × 1,650, 24 pages; 2.59 MB
- Backes Riedel Using Cubes of Non-State Variables With Property Directed Reachability.pdf 1,275 × 1,650, 4 pages; 248 KB
- Barrington Bounded-Width Polynomial-Size Branching Programs Recognize Exactly Those Languages in NC1.pdf 1,275 × 1,650, 5 pages; 845 KB
- Bazargan Frisbee Harjani Lilja Riedel Design in a Post-CMOS Era when Transistor Counts Matter Again.pdf 1,275 × 1,650, 19 pages; 1.93 MB
- Bazargan Frisbie Harjani Lilja Riedel Design in a Post-CMOS Era when Transistor Counts Matter Again.pdf 1,275 × 1,650, 19 pages; 1.93 MB
- Belize-jan-2016-cover.jpg 4,165 × 3,456; 2.76 MB
- Bin Cheng.jpg 191 × 264; 6 KB
- BitLevel Corr Parhi Riedel Parhi.pdf 1,275 × 1,650, 5 pages; 633 KB
- Bohossian Fan LeMahieu Riedel Xu Bruck Computing in the Rain A Reliable Array of Independent Nodes.pdf 1,275 × 1,650, 16 pages; 886 KB
- Branch-migration.png 800 × 303; 47 KB
- Brian Fett.jpg 359 × 412; 47 KB